系所班組別:計算機系統 資訊工程學系碩士班(0522)

考試科目 (代碼): 2202 共 $_{6}$  頁,第 $_{1}$  頁 \*請在【答案卷】作答

- 1. (5%) Why is it important to scale up I/O speeds as CPU speed increases?
- 2. (5%) Including the initial parent process, how many processes are created by the following program? Justify your answer by drawing a tree of processes.

```
#include <stdio.h>
#include <unistd.h>
int main()
{ fork();
  fork();
  fork();
  return 0;
}
```

- 3. (15%) Answer the following questions regarding processes and threads.
  - (a) (3%) Is the following statement true or false? When a user-level thread makes a blocking system call, only the thread that makes the system call is blocked. (Use no more than 20 words to justify your answer.)
  - (b) (3%) Is the following statement true or false? An I/O-bounded process will be more likely to be favored by the CPU-scheduler over a CPU-bounded process. (Use no more than 20 words to justify your answer.)
  - (c) (3%) Choose the correct answer. Consider the following preemptive priority scheduling algorithm based on dynamically changing priorities. Larger priority numbers imply higher priority. When a process is waiting for the CPU (in the ready queue, but not running), its priority changes at a rate  $\alpha$ ; when it is running, its priority changes at a rate  $\beta$ . All processes are given a priority 0 when they enter the ready queue. What is the algorithm that results from  $\beta > \alpha > 0$ ?
    - A. Non-preemptive SJF.
    - B. Preemptive SJF.
    - C. FCFS.
    - D. Non-preemptive priority.
    - E. Multilevel feedback queue.
    - F. None of the above.

# 國立清華大學 100 學年度碩士班入學考試試題 系所班組別:計算機系統 資訊工程學系碩士班(0522) 考試科目(代碼): 2202 共 6 頁,第 2 頁 \*請在【答案卷】作答

- (d) (3%) Choose the correct answer. The Banker's algorithm ensures that a system will never enter an unsafe state. In order to implement it, the algorithm:
  - G. Checks that the maximum request of every process does not exceed the amount of the systems' available resources.
  - H. Checks that in every order that we schedule the processes, there will never be a deadlock.
  - I. Checks that there is at least one order in which we can schedule the processes, in which there is no deadlock.
  - J. Checks that the maximum request of at least one process does not exceed the amount of the systems' available resources.
  - K. None of the above.
- (e) (3%) Consider a system with r identical resources. The system has 15 processes each needing a maximum of 15 resources. What is the smallest value for r, which makes the system deadlock-free, without a need to use a deadlock avoidance algorithm? Justify your answer.
- 4. (5%) Consider the following two processes, A and B, to be run concurrently in a shared memory (all variables are shared between the two processes).

PROCESS A:	PROCESS $B$ :				
1 for $i := 1$ to 5 do	1 for $i := 1$ to 5 do				
2   x := x + 1	2   x := x + 1				
3 <b>od</b>	3 <b>od</b>				

Assume that load (read) and store (write) of the single shared register x are atomic, x is initialized to 0, and x must be loaded into a register before being incremented. What will be the possible value for x after both processes have terminated? Justify your answer.

5. (10%) Page faults can decrease CPU utilization since when a page fault occurs, the process requesting the page must block while waiting for the page to be brought from disk into physical memory. Here we model the CPU utilization as

系所班組別:計算機系統 資訊工程學系碩士班(0522)

考試科目 (代碼): 2202 共 $_{6}$  頁,第 $_{3}$  頁 \*請在【答案卷】作答


CPU utilization 
$$\frac{T_{exec}}{T_{exec}+T_{idle}}$$

where  $T_{\text{exec}}$  is the time for instruction execution and  $T_{\text{idle}}$  is the time that CPU is idle because of page fault. Suppose each page fault takes 8 millisecond ( $8 \times 10^{-3}$  second) to resolve, and each instruction takes 1 nanosecond ( $10^{-9}$  second) to execute.

- (a) (5%) Suppose there is only one process executed by CPU, and its reference string is 70120304230321201701. The least-recently-used (LRU) algorithm is used for page replacement. When 3 physical frames are assigned to the process, the CPU utilization is 0.5. What is the CPU utilization if 4 physical frames are assigned to the process?
- (b) (5%) OS usually increases the CPU utilization by increasing the degree of multiprogramming. If the page fault frequency (PFF) is 1 page fault per 10<sup>7</sup> instructions, what is the minimum number of processes need be scheduled to reach full CPU utilization? The time of context switch is negligible and assumed no thrashing occurs.
- 6. (5%) Give the reasons why the operating system might require accurate information on how blocks are stored on a disk. How could the operating system improve file system performance with this knowledge? Briefly justify your answers.
- 7. (5%) There are three common space allocation methods in the file system design (1) contiguous allocation, (2) linked allocation, and (3) indexed allocation. For a database system with limited memory, which method would you recommend to use? Briefly justify your answers.
- 8. (10%) Given an 8-bit zero-fill left-shifter as shown below that has 8 input bits X=X<sub>7</sub>X<sub>6</sub>...X<sub>0</sub>, 8 output bits Y=Y<sub>7</sub>Y<sub>6</sub>...Y<sub>0</sub>, and a 3-bit shift-amount-control C=C<sub>2</sub>C<sub>1</sub>C<sub>0</sub>. For example, when X=10110011 and C=011, the input will be left-shifted by 3 bits and three vacant bits are filled with zeros to get Y=10011000. Add some circuit to the shifter so that it become a zero-fill left/right shifter capable of both left-shift and right-shift operations with X', Y' and C' as its input, output, and shift-amount, respectively. An additional bit called "Mode" selects the shift direction: "0" for left shift and "1" for right shift.

系所班組別:計算機系統 資訊工程學系碩士班(0522)

考試科目 (代碼): 2202 共 $_{6}$  頁,第 $_{4}$  頁 \*請在【答案卷】作答



9. (10%) A benchmark is used to design a microprocessor called LHOR with five instruction classes and their dynamic statistics is as follows:

Class	Statistics					
ALU instructions	50%					
Loads	20%					
Stores	14%					
Branches	12%					
Jumps	4%					

Two implementations are compared, i.e., the single-cycle implementation and multi-cycle implementation. The critical path, which is 60ns, exists in the Load-type instruction class for the single-cycle implementation. The multi-cycle design is done by partitioning the Load-type instruction to 6 stages, reducing the cycle period. Assume that the pipeline register introduces additional 2ns delay to each stage. Adopting the multi-cycle implementation, the number of clock cycles for each instruction class is listed as follows:

系所班組別:計算機系統 資訊工程學系碩士班(0522)


考試科目 (代碼): 2202 共 $_{6}$  頁,第 $_{5}$  頁 \*請在【答案卷】作答

Class	Cycles	Class	Cycles	Class	Cycles	Class	Cycles	Class	Cycles
Loads	6	Stores	5	ALU	4	Branches	4	Jumps	3
				Instructions					

- (a) (5%) What is the ratio between numbers of execution cycles for the multi-cycle implementation and the single-cycle one based on this benchmark?
- (b) (5%) What is the performance speedup of the multi-cycle design?
- 10. (10%) Consider the five-stage pipelined datapath of MIPS processor that consists of IF (instruction fetch), ID (instruction decode and register file read), EX (execution or address calculation), MEM (data memory access) and WB (write back).
  - (a) (5%) Identify all dependences and hazards of the following code segment.

lw \$s3, 0(\$s1) # load word from address of \$s1 to \$s3
sub \$s4, \$s2, \$s3 # reg \$s4 = reg \$s2 - reg \$s3
lw \$s7, 0(\$s4) # load word from address of \$s4 to \$s7
or \$s6, \$s3, \$s2 # reg \$s6 = reg \$s3 | reg \$s2
and \$s5, \$s7, \$s1 # reg \$s5 = reg \$s7 & reg \$s1

(b) (5%) Complete the pipeline schedule of the code segment of (a) using the pipeline diagram. Show all occurrence of data forwarding and pipeline stall, if necessary, to solve the hazards in an optimized way. Hint: start with the following graphical representation to show the result.



系所班組別:計算機系統 資訊工程學系碩士班(0522)

考試科目 (代碼): 2202 共 6 頁, 第 6 頁 \*請在【答案卷】作答

11. (10%) Consider the sequence of memory reads below (decimal word address):

Assume that the cache is 2-way set associative, block size = 16 bytes, word size = 64 bits, the capacity of data part =128 bytes. Also assume it employs the Least-Recently Used (LRU) replacement strategy and is initially empty.

(a) (5%) Label each read in the sequence as a Hit or a Miss.

Reference	17	10	6	1	30	22	27	16	19	1	7	24
Hit(H)/Miss(M)												

- (b) (5%) Show the final content of each block in the cache.
- 12. (10%) Assume a memory system has the following characteristics:
  - (1) The CPU sends references to cache at the rate of 10<sup>8</sup> words per second.
  - (2) 70% of those references are reads.
  - (3) The memory system supports 10<sup>8</sup> words per second, reads or writes.
  - (4) The bus reads or writes a single word at a time.
  - (5) The hit rate for the memory accesses is 90%.
  - (6) A two-word cache block is read in upon any read miss.
  - (7) 20% of blocks in the cache have been modified at any given time.
  - (8) The cache uses no-write allocate on a write miss.

Calculate the percentage of memory bandwidth used on the average in the following two cases:

- (a) (5%) The cache is write through.
- (b) (5%) The cache is write back.