






4. The operational amplifier (OPA) shown in Fig. P4 is an ideal OPA, and the switches  $S_{i|j=1\sim N}$  are controlled by the controlling signals  $b_{i|j=1\sim N}$ , respectively.
- (a) Please derive the output  $V_o$  using known parameters  $V_{REF}$ ,  $R$ , and  $b_{i|j=1\sim N}$ . (10%)
- (b) In the case of  $V_{REF} = 2\text{ V}$ , what the minimum bit number ( $N$ ) of  $b_i$  is required to generate an output ( $V_o$ ) of  $-1.8125\text{ V}$  and what is the corresponding  $b_{i|j=1\sim N}$ . (5%)



5. Consider the voltage regulation circuit shown in Fig. P5 for the case of  $V_{in} = 10\text{ V}$ . Assume the diode  $D_1$  to have a  $0.7\text{-V}$  drop at  $5\text{ mA}$  current while  $D_2$  is a  $6.8\text{-V}$  zener diode with a  $6.8\text{-V}$  drop at  $5\text{ mA}$  current, and an incremental resistance of  $20\ \Omega$ . (Note: thermal voltage  $V_T = 25\text{ mV}$ )
- (a) Determine the line regulation ( $\Delta V_o / \Delta V_{in}$ ). (6%)
- (b) Determine the load regulation ( $\Delta V_o / \Delta I_L$ ). (6%)



6. (a) Please sketch the input/output characteristic of a logic inverter, also explain the concepts of noise margin using the input/output characteristic. (5%)
- (b) Fig. P6 shows an inverter circuit, please find the output high level ( $V_{OH}$ ) and output low level ( $V_{OL}$ ). Assume that PMOS transistor  $Q$  has the  $(W/L)$  ratio of  $100$ ,  $\mu_p C_{OX} = 50\ \mu\text{A}/\text{V}^2$ ,  $\lambda_p = 0\text{ V}^{-1}$ , and  $|V_{tp}| = 0.8\text{ V}$ . (10%)



7. Design a row decoder for an  $8\text{ words} \times 8\text{-bit}$  SRAM, please show the circuit in transistor level. (8%)