編號： 188、199、204　　國立成功大學 107 學年度碩士班招生考試試題

系　　所：電機工程學系、微腦與通信工程研究所、電和資訊學院－微電、奈米聯招

考試科目：電子學　　考試日期：0205，節次：1

※ 考生請注意：本試題可使用計算機。　請於答案卷(卡)作答，於本試題紙上作答者，不予計分。

1. Consider an inverting amplifier with a nominal gain of 1000 constructed from an op amp with an input offset voltage of 4 mV and with output saturation levels of ±12 V which is shown in Fig. 1.
   (a) What is the dc offset voltage at the output ? (4%)
   (b) What (approximately) is the peak sine-wave signal that can be applied at the input without output clipping ? (4%)
   (c) If R_1 = 1 kΩ and R_2 = 1 MΩ, find the value of the coupling capacitor C that will ensure that the gain will be greater than 57 dB down to 100 Hz ? (4%)



Fig. 1

2. For the bridge-rectifier circuit of Fig. 2, use the constant-voltage-drop diode model with V_D=0.7 V. Consider V_S=12-V (rms) sinusoid and R=100 Ω.
   (a) Find the average (or dc component) of the output voltage ? (4%)
   (b) Find the peak diode current ? (4%)
   (c) Find the peak inverse voltage (PIV) of diode D_3 ?(4%)



Fig. 2

3. A MOSFET differential amplifier shown in Fig. 3 is biased with a current source I=400 μA. The transistors have W/L=16, k_n =400 μA/V^2, V_A=20 V. C_{gs}=40 fF, C_{gd}=5 fF, and C_{db}=5 fF. The drain resistors are 10 kΩ each. Also, there is a 100-fF capacitive load between each drain and ground.
   (a) Find the transconductance, g_m (4%)
   (b) Find the differential gain, A_d (4%)
   (c) If the input signal source has a small resistance R_{sig} and thus the frequency response is determined primarily by the output pole, estimate the 3-dB frequency f_H. (4%)
   (d) If, in a different situation, the amplifier is fed symmetrically with a signal source of 40 kΩ resistance (i.e., 20 kΩ in series with each gate terminal), use the open-circuit time-constants method to estimate f_H (4%)



Fig. 3

4. The current-mirror-loaded differential amplifier in Fig. 4 has a feedback network consisting of the voltage divider (R_1 and R_2), with R_1+R_2=1 MΩ and the bias current of I=200 μA. The devices are sized to operate at $|V_{OV}|=|V_{GS}-V_{TH}|$=0.2 V. For all devices, $|V_A|$=10 V. The input signal source has a zero dc component.
   (a) Find the open-loop gain of A (3%) according to the loop gain Aβ
   (b) Find the feedback factor β (3%), the values of R_1 and R_2 that result in a closed-loop gain of exactly 5 V/V (4%)



Fig. 4

5. For the circuit shown in Fig. 5, assuming the operational amplifier is ideal with +12V and -12V output saturation levels.
   (a) What are the name and function of this circuit? (4%)
   (b) Sketch and label the V_O-V_I transfer characteristic of this circuit. (3%)
   (c) For a 200mV-amplitude sine-wave input with zero average, draw and label the waveform of V_O? (3%)



Fig. 5

6. For the circuit schematic of a 2-stage CMOS operational amplifier shown in Fig. 6, assuming V_{DD}=1.5V, $-V_{SS}$=-1.5V, V_{tn}=$|V_{tp}|$=0.5V, and all transistors are operated with overdrive voltage of 0.2V magnitude.
   (a) Find its input common-mode range. (3%)
   (b) Find its allowed range for V_O. (3%)
   (c) What is the function of capacitor C_C? (4%)



Fig. 6

7. An amplifier has the following voltage transfer function:

$$A(s) = \frac{10000}{(1+\frac{s}{10^2})(1+\frac{s}{10^6})}$$

(a) Draw the asymptotic Bode plots of A (magnitude and phase). (6%)

(b) If this amplifier is connected with unity negative feedback (i.e., β=1), find the resulted phase margin. (4%)

8. For the circuit shown in Fig. 7, assuming the diodes (D_1 and D_2) have the same junction area as the transistors (Q_N and Q_P), V_{CC}=12V, I_{BIAS}=1 mA, R_L=100Ω, β_N=50, and $|V_{CEsat}|$=0.2V.

(a) What are the name and function of this circuit? (4%)

(b) What is the quiescent current (i.e, at V_O =0V) of Q_N and Q_P? (4%)

(c) What are the largest possible positive and negative output signal levels? (4%)

(d) To achieve a positive peak output level equals to the negative peak level, what value of I_{BIAS} is required? (4%)

(e) For the I_{BIAS} value found in (d), what does the quiescent current become? (4%)



Fig. 7