

國立中正大學 106 學年度碩士班招生考試試題

信號與媒體通訊組

系所別：電機工程學系-計算機工程組

科目：計算機組織

晶片系統組

第 1 節

第 1 頁，共 4 頁

1. (20%) Please explain the terms of following:
(a). Branch Delay Slot, (b). Datapath, (c). Hazard, (d). Forwarding, (e). Single-cycle CPU
2. (10%) Please resolve the following cache designs:
 - 2.1 (5%) A caches is designed with 128 blocks and 8 bytes for each block. For the memory byte address 1280, what is the mapped cache block by using direct-map mechanism?
 - 2.2 (5%) Assume the address format of cache is 32-bit. What is the size for tag field?
3. (20%) By considering the following instructions for a five stages MIPS CPU:

lw \$5, -10 (\$5)
sw \$5, -10 (\$5)
sub \$5, \$5, \$5

- 3.1 (10%) By assuming there is not any forwarding in this pipelined processor, please plot the pipeline diagram of instructions with bubbles (pipeline stall).
- 3.2 (10%) Again please plot pipeline diagram with forwarding.
4. (6%) A CPU has a clock rate of 4GHz and voltage of 1V. Assume that, on average, it consumes 30W of static power and 40W of dynamic power. If the supply voltage is reduced by 10%, how much percentage of total power saving can be achieved?
5. (15%) The individual stages of a datapath have the following latencies:

IF	ID	EX	MEM	WB
500 ps	400 ps	350 ps	450 ps	300 ps

- 5.1 (6%) What are the clock frequencies of a pipelined and non-pipelined processor?
- 5.2 (3%) What is the total latency of a sw instruction in a non-pipelined processor?
- 5.3 (6%) If we can combine two adjacent stages of the pipelined datapath and then split the combined one into three new stages, which stages would you choose and what is the optimum clock cycle time of the new processor?

國立中正大學 106 學年度碩士班招生考試試題

信號與媒體通訊組

系所別：電機工程學系-計算機工程組

科目：計算機組織

晶片系統組

第 1 節

第 2 頁，共 4 頁

6. (8%) What's the difference between "response time" and "throughput" of a CPU? Give an idea to improve "response time" and "throughput" of a CPU, respectively.
7. (6%) When designing memory hierarchy in a computer system with DRAM and SRAM, which one is used for cache memory and which one for main memory? Why?
8. (15%) Implement the function "unsigned int Fib (unsigned int n)" which returns the value of the n^{th} Fibonacci number, $\text{Fib}(0) = 0$, $\text{Fib}(1) = 1$, $\text{Fib}(2) = 1$, $\text{Fib}(3) = 2$, ..., $\text{Fib}(n) = \text{Fib}(n-1) + \text{Fib}(n-2)$.
 - 8.1 (6%) Write the C code.
 - 8.2 (9%) Translate your C code into MIPS code. Assume that the argument n is in $\$a0$, and the result is in $\$v0$.

MIPS32® Instruction Set
Quick Reference

- Rd, Rt — DESTINATION REGISTER
- Rs, Rt — SOURCE OPERAND REGISTERS
- RA — RETURN ADDRESS REGISTER (R31)
- PC — PROGRAM COUNTER
- ACC — 64-BIT ACCUMULATOR
- Lo, Hi — ACCUMULATOR LOW (ACC_{31:0}) AND HIGH (ACC_{63:32}) PARTS
- ± — SIGNED OPERAND OR SIGN EXTENSION
- ∅ — UNSIGNED OPERAND OR ZERO EXTENSION
- :: — CONCATENATION OF BIT FIELDS
- R2 — MIPS32 RELEASE 2 INSTRUCTION
- OTHER — ASSEMBLER PSEUDO-INSTRUCTION

PLEASE REFER TO "MIPS32 ARCHITECTURE FOR PROGRAMMERS VOLUME II: THE MIPS32 INSTRUCTION SET" FOR COMPLETE INSTRUCTION SET INFORMATION.

ARITHMETIC OPERATIONS			
ADD	Rd, Rs, Rt	$Rd = Rs + Rt$	(OVERFLOW TRAP)
ADDI	Rd, Rs, CONST16	$Rd = Rs + CONST16^{\oplus}$	(OVERFLOW TRAP)
ADDIU	Rd, Rs, CONST16	$Rd = Rs + CONST16^{\pm}$	
ADDU	Rd, Rs, Rt	$Rd = Rs + Rt$	
CLO	Rd, Rs	$Rd = \text{COUNTLEADINGONES}(Rs)$	
CLZ	Rd, Rs	$Rd = \text{COUNTLEADINGZEROS}(Rs)$	
LA	Rd, LABEL	$Rd = \text{ADDRESS}(\text{LABEL})$	
LI	Rd, IMM32	$Rd = \text{IMM32}$	
LUI	Rd, CONST16	$Rd = \text{CONST16} \ll 16$	
MOVE	Rd, Rs	$Rd = Rs$	
NEGU	Rd, Rs	$Rd = -Rs$	
SEB ^{R2}	Rd, Rs	$Rd = Rs_{7:0}^{\pm}$	
SEH ^{R2}	Rd, Rs	$Rd = Rs_{31:50}^{\pm}$	
SUB	Rd, Rs, Rt	$Rd = Rs - Rt$	(OVERFLOW TRAP)
SUBU	Rd, Rs, Rt	$Rd = Rs - Rt$	

SHIFT AND ROTATE OPERATIONS			
ROTR ^{R2}	Rd, Rs, BITS5	$Rd = Rs_{\text{BITS5-1:0}} :: Rs_{31:\text{BITS5}}$	
ROTRY ^{R2}	Rd, Rs, Rt	$Rd = Rs_{\text{Rt4:0-1:0}} :: Rs_{31:\text{Rt4:0}}$	
SLL	Rd, Rs, SHIFT5	$Rd = Rs \ll \text{SHIFT5}$	
SLLV	Rd, Rs, Rt	$Rd = Rs \ll Rt_{4:0}$	
SRA	Rd, Rs, SHIFT5	$Rd = Rs^{\pm} \gg \text{SHIFT5}$	
SRAV	Rd, Rs, Rt	$Rd = Rs^{\pm} \gg Rt_{4:0}$	
SRL	Rd, Rs, SHIFT5	$Rd = Rs^{\oplus} \gg \text{SHIFT5}$	
SRLV	Rd, Rs, Rt	$Rd = Rs^{\oplus} \gg Rt_{4:0}$	

Copyright © 2008 MIPS Technologies, Inc. All rights reserved.

LOGICAL AND BIT-FIELD OPERATIONS			
AND	Rd, Rs, Rt	$Rd = Rs \& Rt$	
ANDI	Rd, Rs, CONST16	$Rd = Rs \& \text{CONST16}^{\oplus}$	
EXT ^{R2}	Rd, Rs, P, S	$Rd = Rs_{\text{P:S-1:P}}$	
INS ^{R2}	Rd, Rs, P, S	$Rd_{\text{P:S-1:P}} = Rs_{S:10}$	
NOP		No-op	
NOR	Rd, Rs, Rt	$Rd = \sim(Rs Rt)$	
NOI	Rd, Rs	$Rd = \sim Rs$	
OR	Rd, Rs, Rt	$Rd = Rs Rt$	
ORI	Rd, Rs, CONST16	$Rd = Rs \text{CONST16}^{\oplus}$	
WSBH ^{R2}	Rd, Rs	$Rd = Rs_{23:16} :: Rs_{31:24} :: Rs_{7:0} :: Rs_{158}$	
XOR	Rd, Rs, Rt	$Rd = Rs \oplus Rt$	
XORI	Rd, Rs, CONST16	$Rd = Rs \oplus \text{CONST16}^{\oplus}$	

CONDITION TESTING AND CONDITIONAL MOVE OPERATIONS			
MOVN	Rd, Rs, Rt	IF $Rt \neq 0$, $Rd = Rs$	
MOVZ	Rd, Rs, Rt	IF $Rt = 0$, $Rd = Rs$	
SLT	Rd, Rs, Rt	$Rd = (Rs^{\oplus} < Rt^{\oplus}) ? 1 : 0$	
SLTI	Rd, Rs, CONST16	$Rd = (Rs^{\oplus} < \text{CONST16}^{\oplus}) ? 1 : 0$	
SLTIU	Rd, Rs, CONST16	$Rd = (Rs^{\oplus} < \text{CONST16}^{\oplus}) ? 1 : 0$	
SLTU	Rd, Rs, Rt	$Rd = (Rs^{\oplus} < Rt^{\oplus}) ? 1 : 0$	

MULTIPLY AND DIVIDE OPERATIONS			
DIV	Rs, Rt	$Lo = Rs^{\oplus} / Rt^{\oplus}$; $Hi = Rs^{\oplus} \text{ MOD } Rt^{\oplus}$	
DIVU	Rs, Rt	$Lo = Rs^{\oplus} / Rt^{\oplus}$; $Hi = Rs^{\oplus} \text{ MOD } Rt^{\oplus}$	
MADD	Rs, Rt	$\text{ACC} += Rs^{\oplus} \times Rt^{\oplus}$	
MADDU	Rs, Rt	$\text{ACC} += Rs^{\oplus} \times Rt^{\oplus}$	
MSUB	Rs, Rt	$\text{ACC} -= Rs^{\oplus} \times Rt^{\oplus}$	
MSUBU	Rs, Rt	$\text{ACC} -= Rs^{\oplus} \times Rt^{\oplus}$	
MUL	Rd, Rs, Rt	$Rd = Rs^{\oplus} \times Rt^{\oplus}$	
MULT	Rs, Rt	$\text{ACC} = Rs^{\oplus} \times Rt^{\oplus}$	
MULTU	Rs, Rt	$\text{ACC} = Rs^{\oplus} \times Rt^{\oplus}$	

ACCUMULATOR ACCESS OPERATIONS			
MFHI	Rd	$Rd = Hi$	
MFLO	Rd	$Rd = Lo$	
MTHI	Rs	$Hi = Rs$	
MTLO	Rs	$Lo = Rs$	

JUMPS AND BRANCHES (NOTE: ONE DELAY SLOT)			
B	OFF18	$PC += \text{OFF18}^{\pm}$	
BAL	OFF18	$RA = PC + 8$, $PC += \text{OFF18}^{\pm}$	
BEQ	Rs, Rt, OFF18	IF $Rs = Rt$, $PC += \text{OFF18}^{\pm}$	
BEQZ	Rs, OFF18	IF $Rs = 0$, $PC += \text{OFF18}^{\pm}$	
BGEZ	Rs, OFF18	IF $Rs \geq 0$, $PC += \text{OFF18}^{\pm}$	
BGEZAL	Rs, OFF18	$RA = PC + 8$; IF $Rs \geq 0$, $PC += \text{OFF18}^{\pm}$	
BGTZ	Rs, OFF18	IF $Rs > 0$, $PC += \text{OFF18}^{\pm}$	
BLEZ	Rs, OFF18	IF $Rs \leq 0$, $PC += \text{OFF18}^{\pm}$	
BLTZ	Rs, OFF18	IF $Rs < 0$, $PC += \text{OFF18}^{\pm}$	
BLTZAL	Rs, OFF18	$RA = PC + 8$; IF $Rs < 0$, $PC += \text{OFF18}^{\pm}$	
BNE	Rs, Rt, OFF18	IF $Rs \neq Rt$, $PC += \text{OFF18}^{\pm}$	
BNEZ	Rs, OFF18	IF $Rs \neq 0$, $PC += \text{OFF18}^{\pm}$	
J	ADDR28	$PC = PC_{31:28} :: \text{ADDR28}^{\oplus}$	
JAL	ADDR28	$RA = PC + 8$; $PC = PC_{31:28} :: \text{ADDR28}^{\oplus}$	
JALR	Rd, Rs	$Rd = PC + 8$; $PC = Rs$	
JR	Rs	$PC = Rs$	

LOAD AND STORE OPERATIONS			
LB	Rd, OFF16(Rs)	$Rd = \text{MEM8}(Rs + \text{OFF16}^{\pm})^{\oplus}$	
LBU	Rd, OFF16(Rs)	$Rd = \text{MEM8}(Rs + \text{OFF16}^{\pm})^{\oplus}$	
LH	Rd, OFF16(Rs)	$Rd = \text{MEM16}(Rs + \text{OFF16}^{\pm})^{\oplus}$	
LHU	Rd, OFF16(Rs)	$Rd = \text{MEM16}(Rs + \text{OFF16}^{\pm})^{\oplus}$	
LW	Rd, OFF16(Rs)	$Rd = \text{MEM32}(Rs + \text{OFF16}^{\pm})^{\oplus}$	
LWL	Rd, OFF16(Rs)	$Rd = \text{LoadWordLeft}(Rs + \text{OFF16}^{\pm})^{\oplus}$	
LWR	Rd, OFF16(Rs)	$Rd = \text{LoadWordRight}(Rs + \text{OFF16}^{\pm})^{\oplus}$	
SB	Rs, OFF16(Rt)	$\text{MEM8}(Rt + \text{OFF16}^{\pm}) = Rs_{7:0}$	
SH	Rs, OFF16(Rt)	$\text{MEM16}(Rt + \text{OFF16}^{\pm}) = Rs_{15:0}$	
SW	Rs, OFF16(Rt)	$\text{MEM32}(Rt + \text{OFF16}^{\pm}) = Rs$	
SWL	Rs, OFF16(Rt)	$\text{STOREWordLeft}(Rt + \text{OFF16}^{\pm}, Rs)$	
SWR	Rs, OFF16(Rt)	$\text{STOREWordRight}(Rt + \text{OFF16}^{\pm}, Rs)$	
ULW	Rd, OFF16(Rs)	$Rd = \text{UNALIGNED_MEM32}(Rs + \text{OFF16}^{\pm})^{\oplus}$	
USW	Rs, OFF16(Rt)	$\text{UNALIGNED_MEM32}(Rt + \text{OFF16}^{\pm}) = Rs$	

ATOMIC READ-MODIFY-WRITE OPERATIONS			
LL	Rd, OFF16(Rs)	$Rd = \text{MEM32}(Rs + \text{OFF16}^{\pm})$; LINK	
SC	Rd, OFF16(Rs)	IF $\text{ATOMIC_MEM32}(Rs + \text{OFF16}^{\pm}) = Rd$; $Rd = \text{ATOMIC} ? 1 : 0$	

MD00565 Revision 01.01

ATOMIC READ-MODIFY-WRITE EXAMPLE

```
atomic_inc:
    li    inc, 0($a0)      # load linked
    addiu $t1, $t0, 1     # increment
    sc    $t1, 0($a0)     # store cond'l
    beqz $t1, atomic_inc  # loop if failed
    nop
```

ACCESSING UNALIGNED DATA
NOTE: ULW AND USW AUTOMATICALLY GENERATE APPROPRIATE CODE

LITTLE-ENDIAN MODE		BIG-ENDIAN MODE	
LWR	Rd, OFF16(Rs)	LWL	Rd, OFF16(Rs)
LWL	Rd, OFF16+3(Rs)	LWR	Rd, OFF16+3(Rs)
SWR	Rd, OFF16(Rs)	SWL	Rd, OFF16(Rs)
SWL	Rd, OFF16+3(Rs)	SWR	Rd, OFF16+3(Rs)

ACCESSING UNALIGNED DATA FROM C

```
typedef struct
{
    int u;
} __attribute__((packed)) unaligned;

int unaligned_load(void *ptr)
{
    unaligned *uptr = (unaligned *)ptr;
    return uptr->u;
}
```

MIPS SDE-GCC COMPILER DEFINES

__mips	MIPS ISA (= 32 for MIPS32)
__mips_isa_rev	MIPS ISA Revision (= 2 for MIPS32 R2)
__mips_dsp	DSP ASE extensions enabled
__MIPSEB	Big-endian target CPU
__MIPSEL	Little-endian target CPU
__MIPS_ARCH_CPU	Target CPU specified by -march=CPU
__MIPS_TUNE_CPU	Pipeline tuning selected by -mtune=CPU

NOTES

- Many assembler pseudo-instructions and some rarely used machine instructions are omitted.
- The C calling convention is simplified. Additional rules apply when passing complex data structures as function parameters.
- The examples illustrate syntax used by GCC compilers.
- Most MIPS processors increment the cycle counter every other cycle. Please check your processor documentation.

READING THE CYCLE COUNT REGISTER FROM C

```
unsigned mips_cycle_counter_read()
{
    unsigned cc;
    asm volatile("mfcc0 %0, $9" : "=r" (cc));
    return (cc << 1);
}
```

ASSEMBLY-LANGUAGE FUNCTION EXAMPLE

```
# int asm_max(int a, int b)
# {
#     int r = (a < b) ? b : a;
#     return r;
# }

.text
.set    nomacro
.set    noreorder
.global asm_max
.ent    asm_max

asm_max:
    $v0, $a0      # r = a
    slt    $t0, $a0, $a1  # a < b ?
    jr     $t0     # return
    movn  $v0, $a1, $t0  # if yes, r = b
.end    asm_max
```

C / ASSEMBLY-LANGUAGE FUNCTION INTERFACE

```
#include <stdio.h>

int asm_max(int a, int b);

int main()
{
    int x = asm_max(10, 100);
    int y = asm_max(200, 20);
    printf("%d %d\n", x, y);
}
```

INVOKING MULT AND MADD INSTRUCTIONS FROM C

```
int op(int a[], int b[], int n)
{
    int i;
    long long acc = (long long) a[0] * b[0];
    for (i = 1; i < n; i++)
        acc += (long long) a[i] * b[i];
    return (acc >> 31);
}
```

REGISTERS	
0	zero Always equal to zero
1	at Assembler temporary; used by the assembler
2-3	v0-v1 Return value from a function call
4-7	a0-a3 First four parameters for a function call
8-15	t0-t7 Temporary variables; need not be preserved
16-23	s0-s7 Function variables; must be preserved
24-25	t8-t9 Two more temporary variables
26-27	k0-k1 Kernel use registers; may change unexpectedly
28	gp Global pointer
29	sp Stack pointer
30	fp/s8 Stack frame pointer or subroutine variable
31	ra Return address of the last subroutine call

DEFAULT C CALLING CONVENTION (O32)

Stack Management

- The stack grows down.
- Subtract from \$sp to allocate local storage space.
- Restore \$sp by adding the same amount at function exit.
- The stack must be 8-byte aligned.
- Modify \$sp only in multiples of eight.

Function Parameters

- Every parameter smaller than 32 bits is promoted to 32 bits.
- First four parameters are passed in registers \$a0-\$a3.
- 64-bit parameters are passed in register pairs:
 - Little-endian mode: \$a1:\$a0 or \$a3:\$a2.
 - Big-endian mode: \$a0:\$a1 or \$a2:\$a3.
- Every subsequent parameter is passed through the stack.
- First 16 bytes on the stack are not used.
- Assuming \$sp was not modified at function entry:
 - The 1st stack parameter is located at 16(\$sp).
 - The 2nd stack parameter is located at 20(\$sp), etc.
 - 64-bit parameters are 8-byte aligned.

Return Values

- 32-bit and smaller values are returned in register \$v0.
- 64-bit values are returned in registers \$v0 and \$v1.
- Little-endian mode: \$v1:\$v0.
- Big-endian mode: \$v0:\$v1.

MIPS32 VIRTUAL ADDRESS SPACE			
kseg3	0xE000.0000	0xFFFF.FFFF	Cached
kseg	0xC000.0000	0xDFFF.FFFF	Cached
kseg1	0xA000.0000	0xBFFF.FFFF	Uncached
kseg0	0x8000.0000	0x9FFF.FFFF	Cached
useg	0x0000.0000	0x7FFF.FFFF	Cached