

1. (20%) Please explain the terms of following:
 - (a). Branch Delay Slot, (b). Datapath, (c). Hazard, (d). Fowarding, (e). Single-cycle CPU
2. (10%) Please resolve the following cache designs:
 - 2.1 (5%) A caches is designed with 128 blocks and 8 bytes for each block. For the memory byte address 1280, what is the mapped cache block by using direct-map mechanism?
 - 2.2 (5%) Assume the address format of cache is 32-bit. What is the size for tag field?
3. (20%) By considering the following instructions for a five stages MIPS CPU:

lw \$5, -10(\$5)
sw \$5, -10(\$5)
sub \$5, \$5, \$5

 - 3.1 (10%) By assuming there is not any forwarding in this pipelined processor, please plot the pipeline diagram of instructions with bubbles (pipeline stall).
 - 3.2 (10%) Again please plot pipeline diagram with forwarding.
4. (6%) A CPU has a clock rate of 4GHz and voltage of 1V. Assume that, on average, it consumes 30W of static power and 40W of dynamic power. If the supply voltage is reduced by 10%, how much percentage of total power saving can be achieved?
5. (15%) The individual stages of a datapath have the following latencies:

IF	ID	EX	MEM	WB
500 ps	400 ps	350 ps	450 ps	300 ps

- 5.1 (6%) What are the clock frequencies of a pipelined and non-pipelined processor?
- 5.2 (3%) What is the total latency of a sw instruction in a non-pipelined processor?
- 5.3 (6%) If we can combine two adjacent stages of the pipelined datapath and then split the combined one into three new stages, which stages would you choose and what is the optimum clock cycle time of the new processor?

國立中正大學 106 學年度碩士班招生考試試題

信號與媒體通訊組

系所別：電機工程學系-計算機工程組

科目：計算機組織

晶片系統組

第 1 節

第 2 頁，共 4 頁

6. (8%) What's the difference between "response time" and "throughput" of a CPU? Give an idea to improve "response time" and "throughput" of a CPU, respectively.
7. (6%) When designing memory hierarchy in a computer system with DRAM and SRAM, which one is used for cache memory and which one for main memory? Why?
8. (15%) Implement the function "unsigned int Fib (unsigned int n)" which returns the value of the n^{th} Fibonacci number, Fib (0) = 0, Fib (1) = 1, Fib (2) = 1, Fib (3) = 2, ..., Fib (n) = Fib ($n - 1$) + Fib ($n - 2$).
 - 8.1 (6%) Write the C code.
 - 8.2 (9%) Translate your C code into MIPS code. Assume that the argument n is in \$a0, and the result is in \$v0.

國立中正大學 106 學年度碩士班招生考試試題

信號與媒體通訊組

系所別：電機工程學系 - 計算機工程組

科目：計算機組織

晶片系統組

第 1 節

第 3 頁，共 4 頁

JUMPS AND BRANCHES (Note: One Delay Slot)			
AND	Rn, Rs, R _T	Rd = Rs & R _T	PC += off18 [±]
ANDI	Rn, Rs, const16	Rd = Rs & const16 [±]	BAL off18 R _A = PC + 8; PC += off18 [±]
EXT ²	Rn, Rs, P, S	Rs = RS _{P+3:19} ^Q	BEQ Rs, R _T , off18 if Rs = R _T , PC += off18 [±]
INS ²	Rn, Rs, P, S	RD _{P+3:19} = RS _{5:19}	BEQZ Rs, off18 if Rs = 0, PC += off18 [±]
NOP	No-Op	No-Op	BGEZ Rs, off18 if Rs ≥ 0, PC += off18 [±]
NOR	Rn, Rs, R _T	Rd = ~ (Rs R _T)	BGEZAL Rs, off18 R _A = PC + 8; if Rs ≥ 0, PC += off18 [±]
NOT	Rn, Rs	Rd = ~Rs	BGTZ Rs, off18 if Rs > 0, PC += off18 [±]
OR	Rn, Rs, R _T	Rd = Rs R _T	BLEZ Rs, off18 if Rs ≤ 0, PC += off18 [±]
ORI	Rn, Rs, const16	Rd = Rs const16 [±]	BLTZ Rs, off18 if Rs < 0, PC += off18 [±]
WSBH ²	Rn, Rs	Rd = RS _{23:16} :: RS _{13:9} :: RS _{5:0} :: RS _{1:5:8}	R _A = PC + 8; if Rs < 0, PC += off18 [±]
XOR	Rn, Rs, R _T	Rd = Rs ⊕ R _T	BNE Rs, R _T , off18 if Rs ≠ R _T , PC += off18 [±]
XORI	Rn, Rs, const16	Rd = Rs ⊕ const16 [±]	BNEZ Rs, R _T , off18 if Rs ≠ 0, PC += off18 [±]
J	ADDR28	PC = PC _{31:28} :: ADDR28 [±]	
JAL	ADDR28	R _A = PC + 8; PC = PC _{31:28} :: ADDR28 [±]	
JALR	R _D , Rs	R _D = PC + 8; PC = Rs	
JR	Rs	PC = Rs	
CONDITION TESTING AND CONDITIONAL MOVE OPERATIONS			
MOVN	Rn, Rs, R _T	if R _T ≠ 0, R _D = Rs	
MOVZ	Rn, Rs, R _T	if R _T = 0, R _D = Rs	
SLT	Rn, Rs, R _T	Rd = (Rs [±] < R _T) ? 1 : 0	
SLTI	Rn, Rs, const16	Rd = (Rs [±] < const16 [±]) ? 1 : 0	
SLTIU	Rn, Rs, const16	Rd = (Rs [±] < const16 [±]) ? 1 : 0	
SLTU	Rn, Rs, R _T	Rd = (Rs [±] < R _T) ? 1 : 0	
LOAD AND STORE OPERATIONS			
LB	R _D , off16(Rs)	R _D = MEM8(Rs + off16 [±]) [±]	
LBU	R _D , off16(Rs)	R _D = MEM8(Rs + off16 [±]) [±]	
LH	R _D , off16(Rs)	R _D = MEM16(Rs + off16 [±]) [±]	
LHU	R _D , off16(Rs)	R _D = MEM16(Rs + off16 [±]) [±]	
LW	R _D , off16(Rs)	R _D = MEM32(Rs + off16 [±]) [±]	
LWL	R _D , off16(Rs)	R _D = LOADWORDLEFT(Rs + off16 [±])	
LWR	R _D , off16(Rs)	R _D = LOADWORDRIGHT(Rs + off16 [±])	
SB	Rs, off16(Rt)	MEM8(Rt + off16 [±]) = RS _{7:0}	
SH	Rs, off16(Rt)	MEM16(Rt + off16 [±]) = RS _{15:0}	
SW	Rs, off16(Rt)	MEM32(Rt + off16 [±]) = Rs	
SWL	Rs, off16(Rt)	STOREWORDLEFT(Rt + off16 [±] , Rs)	
SWR	Rs, off16(Rt)	STOREWORDRIGHT(Rt + off16 [±] , Rs)	
ULW	R _D , off16(Rs)	R _D = UNALIGNED_MEMORY32(Rs + off16 [±])	
USW	Rs, off16(Rt)	UNALIGNED_MEMORY32(Rt + off16 [±]) = Rs	
ATOMIC READ-MODIFY-WRITE OPERATIONS			
LL	R _D , off16(Rs)	R _D = MEM32(Rs + off16 [±]); LINK	
SC	R _D , off16(Rs)	if ATOMIC, MEM32(Rs + off16 [±]) = Rd; R _D = ATOMIC ? 1 : 0	

LOGICAL AND Bit-Field OPERATIONS			
AND	Rn, Rs, R _T	Rd = Rs & R _T	
ANDI	Rn, Rs, const16	Rd = Rs & const16 [±]	
EXT ²	Rn, Rs, P, S	Rs = RS _{P+3:19} ^Q	
INS ²	Rn, Rs, P, S	RD _{P+3:19} = RS _{5:19}	
NOP	No-Op	No-Op	
NOR	Rn, Rs, R _T	Rd = ~ (Rs R _T)	
NOT	Rn, Rs	Rd = ~Rs	
OR	Rn, Rs, R _T	Rd = Rs R _T	
ORI	Rn, Rs, const16	Rd = Rs const16 [±]	
WSBH ²	Rn, Rs	Rd = RS _{23:16} :: RS _{13:9} :: RS _{5:0} :: RS _{1:5:8}	
XOR	Rn, Rs, R _T	Rd = Rs ⊕ R _T	
XORI	Rn, Rs, const16	Rd = Rs ⊕ const16 [±]	
J	ADDR28	PC = PC _{31:28} :: ADDR28 [±]	
JAL	ADDR28	R _A = PC + 8; PC = PC _{31:28} :: ADDR28 [±]	
JALR	R _D , Rs	R _D = PC + 8; PC = Rs	
JR	Rs	PC = Rs	
ARITHMETIC OPERATIONS			
ADD	R _D , Rs, R _T	Rd = Rs + R _T (OVERFLOW TRAP)	
ADDI	R _D , Rs, const16	Rd = Rs + const16 [±] (OVERFLOW TRAP)	
ADDIU	R _D , Rs, const16	Rd = Rs + const16 [±]	
ADDU	R _D , Rs, R _T	Rd = Rs + R _T	
CLO	R _D , Rs	Rd = CountLeadingOnes(Rs)	
CLZ	R _D , Rs	Rd = CountLeadingZeros(Rs)	
LA	R _D , Label	Rd = Address(Label)	
LI	R _D , IMM32	Rd = IMM32	
LUI	R _D , const16	Rd = const16 << 16	
MOVE	R _D , Rs	Rd = Rs	
NEG_U	R _D , Rs	Rd = -Rs	
SEB ²	R _D , Rs	Rd = RS _{3:0} ⁺	
SEH ²	R _D , Rs	Rd = RS _{1:5:0} ⁺	
SUB	R _D , Rs, R _T	Rd = Rs - R _T (OVERFLOW TRAP)	
SUBU	R _D , Rs, R _T	Rd = Rs - R _T	
MUL	R _D , Rs, R _T	Rd = Rs [±] × R _T [±]	
MULT	R _D , Rs, R _T	Acc = Rs [±] × R _T [±]	
MULTU	R _D , Rs, R _T	Acc = RS _{3:0} [±] × RT _{3:0} [±]	
MULTIPLY AND DIVIDE OPERATIONS			
DIV	R _S , R _T	Lo = Rs [±] / RT [±] ; Hi = Rs [±] MOD RT [±]	
DIVU	R _S , R _T	Lo = RS _{3:0} [±] / RT _{3:0} [±] ; Hi = RS _{3:0} [±] MOD RT _{3:0} [±]	
MADD	R _S , R _T	Acc += RS _{3:0} [±] × RT _{3:0} [±]	
MADDU	R _S , R _T	Acc += RS _{3:0} [±] × RT _{3:0} [±]	
MSUB	R _S , R _T	Acc -= RS _{3:0} [±] × RT _{3:0} [±]	
MSUBU	R _S , R _T	Acc -= RS _{3:0} [±] × RT _{3:0} [±]	
SHIFT AND ROTATE OPERATIONS			
ROTR ²	R _D , Rs, BTTS5	Rd = RS _{31:BTTS5}	
ROTRV ²	R _D , Rs, R _T	Rd = RS _{31:RT40}	
SLLV	R _D , Rs, SHIFT5	Rd = Rs << SHIFT5	
SRA	R _D , Rs, SHIFT5	Rd = Rs [±] >> SHIFT5	
SRAV	R _D , Rs, R _T	Rd = RT ₄₀	
SRL	R _D , Rs, SHIFT5	Rd = RS [±] >> SHIFT5	
SRLV	R _D , Rs, R _T	Rd = RS [±] >> RT ₄₀	
ACUMULATOR ACCESS OPERATIONS			
MFHI	R _D	Rd = Hi	
MFLO	R _D	Rd = Lo	
MTHI	Rs	Hi = Rs	
MTLO	Rs	Lo = Rs	
ATOMIC READ-MODIFY-WRITE OPERATIONS			
LL	R _D , off16(Rs)	R _D = MEM32(Rs + off16 [±]); LINK	
SC	R _D , off16(Rs)	if ATOMIC, MEM32(Rs + off16 [±]) = Rd; R _D = ATOMIC ? 1 : 0	

MD00565 Revision 01.01

Copyright © 2008 MIPS Technologies, Inc. All rights reserved.

國立中正大學 106 學年度碩士班招生考試試題

信號與媒體通訊組

系所別：電機工程學系-計算機工程組

科目：計算機組織

晶片系統組

第 1 節

第 4 頁，共 4 頁

ATOMIC READ-MODIFY-WRITE EXAMPLE	
<pre>atomic_inc: l1: \$t0, 0(\$a0) # load linked addiu \$t1, \$t0, 1 # increment sc \$t1, 0(\$a0) # store cond'l beqz \$t1, atomic_inc # loop if failed nop</pre>	

ACCESSING UNALIGNED DATA	
	<i>NOTE: ULW AND USW AUTOMATICALLY GENERATE APPROPRIATE CODE</i>
	<i>LITTLE-ENDIAN MODE</i>
LWR	Rd, off16(Rs)
LWL	Rd, off16+3(Rs)
SWR	Rd, off16(Rs)
SWL	Rd, off16+3(Rs)

ACCESSING UNALIGNED DATA FROM C	
	typedef struct {
	int u;
	} __attribute__((packed)) unaligned;
	int unaligned_load(void *ptr)
	{
	unaligned *uptr = (unaligned *)ptr;
	}

READING THE CYCLE COUNT REGISTER FROM C	
unsigned mips_cycle_counter_read()	
{	
unsigned cc;	
asm volatile("mfcc0 %0, \$9n : \"=r\" (cc);	
return (cc << 1);	
}	

ASSEMBLY-LANGUAGE FUNCTION EXAMPLE	
# int asm_max(int a, int b)	
# {	
int r = (a < b) ? b : a;	
return r;	
# }	
.text	
.set nomain	
.set noexec	
.global asm_max	
.ent asm_max	
asm_max:	
move \$v0, \$a0 # r = a	
slt \$t0, \$a0, \$a1 # a < b ?	
jr \$ra, \$a1, \$t0 # if yes, r = b	
movn \$v0, \$a1, \$t0 # if no, r = a	
.end	
asm_max	

C/ASSEMBLY-LANGUAGE FUNCTION INTERFACE	
#include <stdio.h>	
int asm_max(int a, int b);	
int main()	
{	
int x = asm_max(10, 100);	
int y = asm_max(200, 20);	
printf("%d\n", x, y);	
}	

INVOKING MULT AND MADD INSTRUCTIONS FROM C	
int dp(int a[], int b[], int n)	
{	
int i;	
long long acc = (long long) a[0] * b[0];	
for (i = 1; i < n; i++)	
acc += (long long) a[i] * b[i];	
return (acc >> 31);	
}	

MIPS32 VirtuaL Address Space	
kseg3 0xE000_0000	0xFFFF_FFFF Mapped Cached
ksseg 0xC000_0000	0xDFFF_FFFF Mapped Cached
kseg1 0xA000_0000	0xBFFF_FFFF Unmapped Uncached
kseg0 0x8000_0000	0x9FFF_FFFF Unmapped Cached
useg 0x0000_0000	0x7FFF_FFFF Mapped Cached

Notes	
• Many assembler pseudo-instructions and some rarely used machine instructions are omitted.	
• The C calling convention is simplified. Additional rules apply when passing complex data structures as function parameters.	
• The examples illustrate syntax used by GCC compilers.	
• Most MIPS processors increment the cycle counter every other cycle. Please check your processor documentation.	