國立中山大學 106 學年度碩士暨碩士專班招生考試試題

科目名稱:計算機結構【資工系碩士班甲組、乙組】 ※本科目依簡章規定「不可以」使用計算機(問答申論題)

題號: 434001

	次个杆日依间早况及一个可以」使用引身微(问合甲論规)	共 4 貝 東 1 貝			
NOTE: If some questions are unclear or not well defined to you, you can make your own assumptions and state them clearly in the answer sheet.					
1.	 (5% total) True or False. (If the statement is false, please explain the answer shortly) 1.1 (1%) Increasing the block size of a cache is likely to take advantage of temporal 1.2 (1%) Increasing the page size tends to decrease the size of the page table. 1.3 (1%) Virtual memory typically uses a write-back strategy, rather than a write-strategy. 1.4 (1%) If the cycle time and the CPI both increase by 10% and the number of decreases by 20%, then the execution time will remain the same. 1.5 (1%) In uniform memory access (UMA) designs, all processors use the same. 	ooral locality. te-through instruction			
2.	(10% total) Server farms such as Google and Yahoo! Provide enough computer capacity highest request rate of the day. Imaging that most of the time these servers operate at capacity. Assume further that the power does not scale linearly with the load; that is, servers are operating at 60% capacity, they consume 90% of maximum power. The seturned off, but they would too long to restart in response to more load. As new system proposed that allows for a quick restart but requires 20% of the maximum power whi alive" state. 2.1 (5%) How much power saving would be achieved by turning off 60% of the server 2.2 (5%) How much power saving would be achieved by placing 60% of the servers alive state?	only 60% when the ervers could be in has been le in this "barely ers?			
•	(20% total) A multicycle CPU has three implementations. The first one is a 5-cycle I MEM-WB design running at 4.8GHz, where load takes 5 cycles; store/R-type 4 cycle branch/jump 3 cycles. The second one is a 6-cycle design running 5.6GHz, with MEM MEM1 and MEM2. The third is a 7-cycle design running at 6.4GHz, with IF further rand IF2. Assume we have an instruction mix: load 26%, store 10%, R-type 49%, branch 100%) Do you think it is worthwhile to go for the 6-cycle design over the 5-cycle 3.2 (10%) How about the 7-cycle design over the 6-cycle design, is it worthwhile?	s and I replaced by replaced by IF1 sch/jump 15%.			
•	(15% total) Identify all of the data dependencies in the following code running in a 5-MIPS CPU. Which dependencies are data hazards that will be resolves via forwarding dependencies are data hazards that will cause a stall?				

Line	Instructions			
1	add	\$3	\$4	\$2
2	sub	\$5	\$3	S1
3	lw	\$6	200	(\$3`

4 add \$7 \$3 \$6

- 5. (10% total) For a system with 32-bit address, the CPU uses a 4-way set associate cache with block size of 16 bytes. The cases has 1024 entries in total
 - 5.1 (5%) Determine the tag size for each block.
 - 5.2 (5%) Assume each block requires 2 extra valid bits. What is the size of the cache memory?



國立中山大學 106 學年度碩士暨碩士專班招生考試試題

科目名稱:計算機結構【資工系碩士班甲組、乙組】 ※本科目依簡章規定「不可以」使用計算機(問答申論題)

題號: 434001 共2頁第2頁

6. (20% total) Given the following datapath for the single-cycle implementation of a computer and the definition of its instructions:




Figure 1.

add \$rd \$rs \$rt

lw \$rt addr(\$rs)

sw \$rt addr(\$rs)

beg \$rs \$rt addr

Assume that the instructions are fixed length and the operation time for the major functional units in this implementation are as follows:

- Memory units: 2ns
- ALU and adders: 2ns
- Register file (read or write): 1ns
- Multiplexers, control unit, PC accesses, sign extension unit, and wires: no delay

Please compute the required time for each instruction and explain why.

7. (10% total) The following series of branch outcomes occurs for a single branch in a program. T means the branch is taken; N means the branch is not taken.

TTTNNTTT

How many instances of this branch instruction are mis-predicted with a 1-bit and 2-bit local branch predictor, respectively? Assume the Branch History Table (BHT) are initialized to the N state. You may assume that this is the only one branch in this program.

8. (10% total) A computer whose processes have 1024 pages in their address spaces keeps its page tables in memory. The overhead required for reading a word from the page table is 500 ns. In order to reduce the overhead, the computer has Translation Lookaside Buffer(TLB), which holds 32 (virtual page, physical page frame) pairs, and can do a look up in 100 ns. What hit rate is needed to reduce the mean overhead to 200 ns?