即 H

而 號與媒體通訊組

電機工程學 洲 UIII 算 幾 ·程組

開工 程學 沙尔 通 出

然

組

Ш

計算機組織

通

頁 共 4 頁

部 於即

(24%)Explain the following terms

- (4%) Write-through vs. write-back
- 1.2 (4%) Virtual memory vs. physical memory
- 1.3 (4%)Von Neumann bottleneck
- 1.4 (4%)MIPS rate vs. MFLOPS rate
- (4%)Memory mapped I/O vs. I/O mapped I/O
- (4%)Multiprogramming
- 1 (12%) Booth's Algorithm and Modified Booth's Algorithm
- (4%) Calculate 11101010 × 110011110 by Booth's Algorithm
- 2.2 (4%) Give the rule of Modified Booth Recoding.
- (4%)Find the values of P_0 , P_2 , P_4 , and P_6 by Modified Booth's Algorithm.

multiplicand multiplier 7 P_4 2 P 11 $P_0 + P_2$ Y × $+P_{4}+P_{6}$ 11101010 11001110

- w (14%)Carry-save (Wallace tree) multiplier
- (5%) Give the architecture of 101 × 110 Wallace tree multiplier
- 3.2 (9%) Give the inputs of each carry save adder.
- 4 including hit time, miss rate, and miss penalty. (18%) The equation of Average Memory Access Time (AMAT) has three components,
- 4.1 (3%) Give the equation of AMAT in terms of hit time, miss rate and miss penalty

equation can be improved. Explain the reasons. For each of the following cache optimizations, indicate which components of the AMAT

- 4.2 (5%)Using a multi-level cache instead of a primary cache
- 4.3 (5%)Using an *n*-way set-associate cache instead of a direct-mapped cache
- 4.4 (5%) Using larger blocks instead of smaller blocks.

號與媒體通訊組

電機工程學 洲 TIII-神 熊 洲 工程組

程 洲 風 出

然

組

华田

計算機組織

郃

第

五 ルル

- S (4%) power scale? capacitance by 1/2, voltage by 1/2, and clock rate by 3, by what factor does the dynamic Supposing that the industry trends show that a new process technology scales
- 6 (10%)For the MIPS assembly code below,

				LOOP:		
bne	subi	addi	add	lw	addi	
\$t2,	\$12,	\$s0,	\$s2,	\$s1,	\$t2,	
\$0,	\$t2,	\$s0,	\$s2,	0(\$s0)	\$0,	
LOOP	1	4	\$s1		10	

- 6.1 (4%) What is the total number of MIPS instructions executed?
- 6.2 (6%) integer, i, \$s2 holds the C-level integer, x, and \$s0 holds the base address of the integer array, MemArray. Translate the MIPS code into C code. Assume that \$t2 holds the C-level
- 7 (18%)Assume that a CPU datapath contains five stages with different latencies below.

100ps	500ps	350ps	400ps	300ps
WB	MEM	EX	ID	IF

- 7.1 7.2 (6%) What is the clock cycle time in a pipelined and a non-pipelined processor?
- (6%) non-pipelined processor? What is the total latency of an add instruction in a pipelined and a
- 7.3 (6%)would you split, and what is the new clock cycle time of the processor? higher clock rate, and each with half the latency of the original stage, which stage If we can split one stage of the pipelined datapath into two new stages for