## 與 H 預

田田 工 組

派 然 組

条所别

電機工程學

洲 1

DIII

質

機

程

組

Ш

部


2 於即

頁 北 N 頁

1. Consider the amplifier shown in Fig. P1, for which  $V_t = 1 \text{ V}$ ,  $k_n'(W/L) = 600 \text{ }\mu\text{A/V}^2$ ,  $V_{GS} = 3 \text{ V}$ ,  $V_{DD}$ = 5 V, and  $R_D$  = 2 k $\Omega$ 

(6%)

- (b) Calculate the value of  $g_m$  at the bias point. (a) Find the dc quantities  $I_D$  and  $V_D$ (4%)
- (c) Calculate the value of the voltage gain. (5%)
- (d) If the MOSFET has  $\lambda = 0.01V^{-1}$ , find  $r_o$  at
- the bias point and calculate the voltage gain. (5%)




- 2. For the NMOS amplifier shown in Fig. P2, assume the capacitances of C<sub>c1</sub>, C<sub>c2</sub>, and C<sub>s</sub> are infinite
- (a) Specify the input resistance  $R_{in}$  and the output resistance  $R_{out}$
- (8%)
- (b) Draw the high-frequency equivalent circuit of the amplifier.

Miller's theorem.

(8%)


(c) Considering the internal capacitances  $C_{gs}$  and  $C_{gd}$ , derive the high 3-dB frequency  $f_{H}$  using (4%)



- 3. A two-stage CMOS opamp shown in Fig. P3 is designed to provide a slew rate of 75 V/μs and a unity-gain bandwidth  $f_t$  of 80 MHz.
- (a) Estimate the value of the overdrive voltage of the input-stage transistors

(3%)

- (b) If the first-stage bias current  $I = 100 \mu A$ , find the value of  $C_c$ .
- (c) For a process for which  $u_p C_{ox} = 50 \,\mu\text{A}\text{N}^2$ , what W/L ratio applies for  $Q_1$  and  $Q_2$ ? (4%)



電磁晶片組

程

組

Ш

沙

電機工


第2節

晶片系統組

2頁,共2頁

4. In each of the following statements, determine whether the statement is "True (T)" or "False

- <u>a</u> Junction breakdown is a destructive phenomenon if the junction diode induces a current beyond the maximum allowable reverse current. (2%)
- 9 A MOSFET can be biased at saturation region to form a voltage-dependent resistor. (2%)
- c) A common source stage is a good voltage amplifier. (2%)
- 9 When the process technology (CMOS) migrates from 0.18  $\mu m$  to 45 nm, we can design a high gain amplifier more easily. (2%)
- distortion, with paying the price of gain reduction. (2%) Applying negative feedback on an amplifier design possibly reduces the nonlinear
- S biased by ideal current sources (0.5 mA), where the overdrive voltage ( $V_{OV}$ ), threshold The feedback amplifier shown in Fig. P5 has two identical MOS transistors ( $Q_1$  and  $Q_2$ ) amplifier. (20%) evaluate the gain( $A_f$ ), input resistance ( $R_{if}$ ) and output resistance ( $R_{of}$ ) of this feedback voltage (V<sub>th</sub>), and Early voltage (V<sub>A</sub>) are 0.2 V, 0.5 V and 10 V for both  $Q_1$  and  $Q_2$ . Please



- 0 We first design a basic matched CMOS inverter with W/L ratio of 1  $\mu$ m/0.18  $\mu$ m and 3  $\mu$ m capacitances of the basic matched inverter are both 4fF. Then a six input CMOS OR gate is realized in Fig. P6. /0.18  $\mu m$  for NMOS and PMOS, respectively. Assume the input and output parasitic
- (a) Please sketch the circuit diagram of Fig. P6. (8%)
- gate and the basic matched inverter. (5%) equal to that of the basic matched inverter, please give the relative area of this six input OR (b) If the transistors in (a) are sized to provide each gate with a current-driving capability
- (c) In case the six input OR gate is powered by 1.8 V, and has signal switching frequency of 50 MHz, and 10 MHz at nodes  $N_1(N_2)$  and Y. Please estimate the power dissipation. (7%)

