科目:計算機結構與作業系統(B)

題號: 422 共 6 頁之第 1 頁

節次: 2

Computer Architecture

1 ISA (Instruction Set Architecture) (10%)

ISA	Number of General registers	Number of FP registers		
Intel X86 (80386)	8 (eax to esp)	8 (STO to ST7)		
Intel X86-64	16	32 ZMM registers		
Intel Itanium	128	128		
ARMv7 (VPFv2)	16	16		
ARMv8	31	32		

The above table shows the number of registers provided by Intel x86, Intel/HP Itanium, and ARM ISA (Instruction Set Architecture).

- A. (1 point) Please list one or more ISAs that provide no registers at all.
- B. (5 points) Registers are usually used to hold temporaries. Modern compilers also use registers to hold frequently used local variables, pointers, and so on. Ideally, the more the registers, the more objects could be allocated to registers and memory references to those objects could be saved. The trend of ISA has clearly shown that new architectures tend to have more registers.
 - So is it a good idea to take a quantum leap to go for 1024 registers in an ISA. You must argue for your answer, just say yes or no will get no credits.
- C. (2 points) In each ISA's calling convention, the set of general purpose registers is usually divided into caller-save and callee-save two subsets. Which type of procedures could benefit most from such a register partition?
- D. (2 points) Most ISAs have separate register files: general purpose registers, floating point registers, and SIMD (e.g. Intel SSE/ZMM and ARM Neon) registers. Why do most modern ISAs provide different set of registers? Would it be better to use just one set of general purpose registers? For example, we could have instructions such like:

Add R1, R2, R3 /* integer add */
FADD R1, R2, R3 /* Floating point add */
PADD R1, R2, R3 /* SIMD Add */

Although these are different type of instructions, they could use the same general purpose registers.

科目:計算機結構與作業系統(B)

節次: 2

題號: 422 共 6 頁之第 2 頁

nano- 10⁻²¹

Zetta-

Yotta- 10⁻¹² 10^{12} , 2^{40} Tera- 10^{24} , 2^{80} Yotta- 10^{-12} pico- 10^{-24} yocto- The symbol for each prefix is just its first letter, except μ is used for micro.

10-9

1021, 270

10²⁴, 2⁸⁰

10-24

zepto-

		E CONVEF (2) MIPS	SION, A	ASCII				3	A C (****)	STANDARD IEEE 754 Symbols
	• •	•	D.	Deci-		ASCII	H JCC1-	Hexa-	ł	Exponent Fraction O
pcode 31:26)	funct (5:0)	funct (5:0)	Binary	mal		Char-	mal	deci-	Char-	$(-1)^S \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ 0 0
(1)	s11	add,/	00 0000	0	mal 0	ncter	64	mal 40	acter (a:	where Single Precision Bias = 127, $0 \neq 0 \pm D$
,		sub./	00 0001		í	SOH	65	41	Ă	Double Precision Bias = 1023. I to MAX - I anything ± Fl. I
j	srl	mul./	00 0010		2	STX	66	42	В	MAX 0 a
jāl	sra	div,	00 0011	3	3	ETX	67	43	C	IEEE Single Precision and MAX ≠0 N
beq	sllv	sqrt./	00 0100		4	EOT	68	44	D	Double Precision Formats; S.P. MAX = 255, D.P. MAX =
bne	,	abs./	00 0101		5	ENQ	69	45	E	
blez	srlv	nov./	00 0110	6	6	ACK BEL	70	46 47	F G	S Exponent Fraction
bgtz addi	srav jr	neg,/	00 0111 00 1000		7	BS	72	48	-H	31 30 23 22 0
addiu	jalr		00 1001		9	HT	73	49	i l	S Exponent Fraction
slti	MOAS		00 1010		a	LF	74	4a	j	63 62 52 51 0
sltiu	movn		00 1011	11	b	VT	75	4b	К	MEMORY ALLOCATION STACK FRAME
andi	syscall	round.w.f	00 1100		c	FF	76	4c	T	Stack His
ori	break	trunc.w/	00 1101	13	d	CR	77	4d	M	Ssp /III IIIchex Argument 6 Me
xori		ceil.w,f	00 1110		e	SO	78	4e	N	Argument 5 Ad
lui	sync	floor.w.f	00 1111	15	f	SI	79	41	0	\$fip →
	mfhi		01 0000		10	DLE	80	50	Р	Saved Registers
(2)	mthi		01 0001	17	11	DC1 DC2	81	51	Q	Dynamic Data Sta
	mflo mtlo	mova.f	01 0010	18 19	12 13	DC2 DC3	82 83	52 53	R S	\$gp →1000 8000 _{hex} Gre
	mc ro	movii.j	01 0100		14	DC4	84		7	Static Data Local Variables
			01 0101	21		NAK	85	55	Ü	1000 0000 _{hex} \$sp
			01 0110	22	16	SYN	86	56	v	Text
			01 0111	23	17	ETB	87	57	W	pc ->0040 0000 _{hes} Lov
	mult		01 1000	24	18	CAN	88	58	X	l l l l Ad
đ	multu		01 1001	25	19	EM	89	59	Y	0 _{hex} Reserved
	div		01 1010		la	SUB	90	5a	Z	terror and the second s
	divu		01 1011	$\frac{27}{28}$	lb lc	ESC FS	91	5b 5e		DATA ALIGNMENT
			01 1100	29	ld	GS	93	5d	ì	Double Word
			01 1110		le	RS	94	5e	,	Word Word
			01 1111	31	11	US	95	51		Halfword Halfword Halfword Halfword
lb	add	cvt.s/	10 0000	32	20	Space	96	60		
lh	addu	cvt.d√	10 0001	33	21	!	97	61	a	Byte Byte Byte Byte Byte Byte Byte Byte
lwl	sub	i	10 0010		22	**	98	62	ь	Value of three least significant bits of byte address (Big Endian)
lw	subu		10 0011	35 36	23 24	# S	100	63	c d	
lbu	and	evt.₩./	10 0100 10 0101	37	25	%	101	65	e	EXCEPTION CONTROL REGISTERS: CAUSE AND STATUS
lhu lwr	zor or		10 0110		26	&	102	66	řĺ	B Interrupt Exception
1111	nor		10 0111	39	27	ï	103	67	g	D Mask Code
sb			10 1000	40	28	(104	68	Ĭi l	31 15 8 6 2
sh			10 1001	41	29)	105	69	i	Pending U E I
swl	slt		10 1010		2a	*	106	6a	j	Interrupt F M 50 L E
sw	sltu		10 1011	43	2b	+	107	6b	k	15 8 4 1 0
			10 1100	44	2c		108	6c	1	BD = Branch Delay, UM = User Mode, EL = Exception Level, IE =Interrupt En
			10 1101	45	2d 2e	-	109	6d	m	EXCEPTION CODES
swr			10 1110	46 47	2f	i	111	6e 6f	n o	Number Name Cause of Exception Number Name Cause of Excepti
cache 11	tge	c. f.f	11 0000		30	 6	112	70	p	0 Int Interrupt (hardware) 9 Bp Breakpoint Excep
lwcl	tgeu	c.un./	11 0001	49	31	ì	113	71	q	4 AdEL Address Error Exception 10 RI Reserved Instruct
lwc2	tlt	c.eq/	11 0010		32	2	114	72	r	(load or instruction fetch) Exception
pref	tltu	c.ueq.f	11 0011	51	33	3	115	73	S	5 AdES Address Error Exception 11 CpU Coprocessor
	teq	c.olt,/	11 0100		34	-1	116	74	t	(store) Chimpieniene
ldel		c.ult.f	11 0101		35	5	117	75	u	6 IBE Bus Error on 12 Ov Arithmetic Overfl
ldc2	tne	c.ole,	11 0110		36	6	118	76	V	instruction Fetch Exception
		c.ule.f	11 0111		37	7	119	77	<u>w</u>	7 DBE Bus Error on 13 Tr Trap
sc		c.sf.f	11 1000		38 39	8	120	78 79	X	Load or Store
swc1		c.ngle.f c.seq.f	11 1001		39 3a	:	122	79 7a	y z	8 Sys Syscall Exception 15 FPE Floating Point Exce
swc2		c.seq/ c.ngl/	11 1011	59	3b	:	123	7b.	1	OUTE BREENER (40) / BY LO
		c.lt./	11 1100		3c		124	7c		SIZE PREFIXES (10 ^x for Disk, Communication; 2 ^x for Memory)
			11 1101		3d	==	125	7d	i	PRE- PRE- PRE- PRE-
sdei		c.nge./	11 1101							
idel idel		c.nge.f c.le.f	11 1110		3e	>	126	7c	~	SIZE FIX SIZE FIX SIZE FIX SIZE FIX
				62			126 127	7e 7f	DEL	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Copyright 2009 by Elsevier, Inc., All rights reserved. From Patterson and Hennessy, Computer Organization and Design, 4th ed.

(2) opcode(31:26) == $17_{\text{ten}} (11_{\text{hex}})$; if $\text{fmt}(25:21) == 16_{\text{ten}} (10_{\text{hex}}) f = s \text{ (single)}$;

if $fint(25:21) == 17_{ten} (11_{hex}) f = d (double)$

Fig 1. MIPS Reference Data for Computer Architecture question 2.

109, 230

10¹², 2⁴⁰ Tera-

Giga-

科目:計算機結構與作業系統(B)

節次: 2

超號: 422

2 Data Representation (7%)

On a MIPS machine (Fig. 1) running UNIX, we observed the following binary string stored in memory location x.

0011 1111 0111 0000 0000 0000 0000 0000

This binary could mean many different things,

- A. (1 point) If this is an integer number, what value is it?
- B. (1 point) If this is a single precision floating point number, what value is it?
- C. (1 point) If this is an instruction, what instruction is it?
- D. (1 point) If this is a C string, what string is it?
- E. (1 point) If this binary string was observed on your x86 desktop, what would be your answer for (D)?
- F. (2 points) Suppose we have three variables a, b and c. Give a case where (a+b)+c computes a different value than a + (b+c) on a MIPS microprocessor.

3 Branch Prediction (8%)

For pipelined processors, control hazards could significantly decrease the performance. Dynamic branch prediction techniques have been successfully adopted in many modern processors to reduce performance penalty caused by control hazards. However, unlike direct branches (e.g. BEQ L1 in ARM or BEQ \$t0,\$t1, L1 in MIPS), indirect branches are usually difficult to predict.

- A. (2 points) Please give at least one static and one dynamic branch prediction scheme used for **direct branches** in microprocessors.
- B. (4 points) List conditions where indirect branches, instead of direct branches, are used? Which one of the listed cases is most frequent?
- C. (2 points) Please explain why indirect branches are hard to predict?

4 (10%)

Cache block size is an important design parameter for cache architecture. Assume a 1-CPI (Cycle-per-Instruction) machine with an average of 1.4 memory references (both instruction and data) per instruction. Assume the CPU stalls for cache misses.

Answer the following questions using the cache miss rates for different block sizes listed in the following table.

科目:計算機結構與作業系統(B)

方次: 2 共 6 頁之第 (人 頁

Block Size (Bytes)	8	16	32
Miss rate	8%	4%	3%

- A. (5 points) If the miss penalty is 24+ B (block size in bytes) cycles, what is the optimal cache block size? Please show how you derive the answer.
- B. (5 points) If critical-word-first is implemented in the cache, what is the optimal cache block size? Please show how you derive the answer.

5 (10%)

You are given a task to parallelize the following problem in a multi-core architecture:

```
for (i = 0; i < N; i = i+1)
  for (j = 0; j < N; j = j+1) {
    r = 0;
    for (k = 0; k < N; k = k+1)
        r = r + y[i][k]*z[k][j];
    x[i][j] = r;
};</pre>
```

- A. (5 points) Is this a weak-scaling or strong-scaling problem? Please explain your answer.
- B. (5 points) Is it possible to partition this problem among cores such that there are no cache coherency misses? Please explain your answer.

6 (5%)

(5 points) In current disk storages, the operating system generally completes all I/Os asynchronously via interrupts. But recent studies show that for future NVM (Non-Volatile Memory) storage system, which has significantly lower access latency than disks, the synchronous approach (i.e., polling) could be more efficient than the interrupt approach. Please provide rationale behind this.

科目:計算機結構與作業系統(B)

節次: 2

題號: 422 共 **頁**之第 **頁**

Operating System

7 (15%)

Consider short-term process scheduling. Please answer the following two problems:

- A. (10 points) The Round Robin scheduling algorithm (RR) lets every process run for a given time quantum and then switch to another process so as to have more fair sharing of the CPU time. Please give me your argument why a small time quantum is bad to the average turnaround time, where the turnaround time of a process is the difference between its completion time and its ready time of the process.
- B. (5 points) Why having processor affinity is good to processes in using data or instruction cache.

8 (10%)

(10 points) Consider a process synchronization problem, in which we have 5 people competing for 4 chairs, and each chair can be used by one person at a time. Let the competing go by rounds. That is, 5 people compete for 4 chairs in the beginning of each round, and the 4 winners release their chairs at the end of each round so that the next round starts. Please use semaphores to write programs for the entry and exit sections of the 5 people so that every person will win at least one time in competing the chairs for every 3 consecutive rounds.

9 (15%)

If the number of frames allocated to a low-priority process falls below the minimum number required by the computer architecture, we must suspend the execution of that process. We should then page out its remaining pages, freeing all its allocated frames. A process is thrashing if it is spending more time paging than execution.

- A. (3 points) For a system supporting virtual memory with unlimited swap space, how do we make a process to be thrashing?
- B. (3 points) If we do not allow a thrashing process to steal frames from other processes, will the other processes finish soon and the thrashing process eventually get enough frames to run? Why?
- C. (3 points) Why does working set model prevent thrashing?
- D. (3 points) Would working set model prevent thrashing totally? Why?
- E. (3 points) If processes in a virtual machine are thrashing, how does it affect the performance of the other virtual machines?

題號: 422 國立臺灣大學 104 學年度碩士班招生考試試題科目:計算機結構與作業系統(B)

節次: 2

10 (10%)

Vectored I/O or scatter-gather I/O allows one system call to perform multiple I/O operations involving multiple locations.

- A. (5 points) Please describe the advantages using vectored I/O with a real application scenario.
- B. (5 points) When we implement a system call for vectored I/O, such as ready or writev in POSIX, what need to be considered to avoid the disadvantages using a vectored I/O.

試題隨卷繳回