元智大學 101 學年度研究所 碩士班 招生試題卷

電機工程學系碩

土班


組別: 計算機工程組

科目: 電子學

用紙第 1 頁共 2 頁

●不可使用電子計算機

- 1. Explain the clock skew and how to alleviate it. (10%)
- 2. How to define the active component and the passive component? (10%)
- Give two different static CMOS logic realizations of the Exclusive OR (XOR) function Y = AB + AB in which the pull-down network (PDN) and the pull-up network (PUN) are dual network. (15%)
- For a static CMOS inverter having k_n = k_p = 100 μA/V², V_m = |V_ψ| = 0.8V, V_{DD} = 3.3 V, and λ_n = λ_p = 0.03 V⁻¹, find
 - (a) Input low and high voltages: V_{II}, V_{IH}, (5%)
 - (b) Output low and high voltages: Vol., Vol., (5%) and
 - (c) Noise margins: NML, NMH. (5%)
- As depicted in Fig. 1, assume λ≠0 and the transconductances of transistors
 M₁ and M₂ are g_{m1} and g_{m2}, respectively. If all of the transistors are operated
 in saturation region, please derive the
 - (a) Input impedance (5%)
 - (b) Output impedance (5%)
 - (c) Voltage gain (5%)
 - (d) At high frequency, please derive the capacitance at V_{IN} (5%)
 - (e) At high frequency, please derive the capacitance at Vour (5%)



元智大學 101 學年度研究所 碩士班 招生試題卷

電機工程學系碩 系(所)別: 士班

組別: 計算機工程組

科目: 電子學

用紙第2頁共2頁

●不可使用電子計算機

- As depicted in Fig. 2, assume λ=0 and transconductances of transistors M₁ and M₂ are g_{m1} and g_{m2}, respectively. All of the transistors are operated at saturation region and R₁+R₂ is a very large value.
 - (a) Please identity the feedback topology (5%)
 - (b) Please derive the open-loop gain (5%)
 - (c) Please derive the closed-loop gain (5%)
 - (d) Please derive the open-loop input impedance (5%)
 - (e) Please derive the closed-loop input impedance (5%)

