

●不可使用電子計算機

1. Explain the clock skew and how to alleviate it. (10%)
2. How to define the active component and the passive component? (10%)
3. Give two different static CMOS logic realizations of the Exclusive OR (XOR) function $Y = \overline{A}B + A\overline{B}$ in which the pull-down network (PDN) and the pull-up network (PUN) are dual network. (15%)
4. For a static CMOS inverter having $k_n = k_p = 100 \mu\text{A}/\text{V}^2$, $V_{in} = |V_{tp}| = 0.8\text{V}$, $V_{DD} = 3.3\text{V}$, and $\lambda_n = \lambda_p = 0.03\text{V}^{-1}$, find
 - (a) Input low and high voltages: V_{IL} , V_{IH} , (5%)
 - (b) Output low and high voltages: V_{OL} , V_{OH} , (5%) and
 - (c) Noise margins: NM_L , NM_H . (5%)
5. As depicted in Fig. 1, assume $\lambda \neq 0$ and the transconductances of transistors M_1 and M_2 are g_{m1} and g_{m2} , respectively. If all of the transistors are operated in saturation region, please derive the
 - (a) Input impedance (5%)
 - (b) Output impedance (5%)
 - (c) Voltage gain (5%)
 - (d) At high frequency, please derive the capacitance at V_{IN} (5%)
 - (e) At high frequency, please derive the capacitance at V_{OUT} (5%)




Fig. 1

●不可使用電子計算機

6. As depicted in Fig. 2, assume $\lambda=0$ and transconductances of transistors M_1 and M_2 are g_{m1} and g_{m2} , respectively. All of the transistors are operated at saturation region and R_1+R_2 is a very large value.
- Please identify the feedback topology (5%)
 - Please derive the open-loop gain (5%)
 - Please derive the closed-loop gain (5%)
 - Please derive the open-loop input impedance (5%)
 - Please derive the closed-loop input impedance (5%)




Fig. 2