

招生學年度	101	招生類別	碩士班
系所班別	電機工程學系 電子工程碩士班、光電工程學系碩士班(乙組)		
科目	電子學		
注意事項	本考科可使用掌上型計算機		

- (4%) What are intrinsic and extrinsic semiconductors?
- (10%) (a) Sketch the minority carrier distribution of a uniformly doped n^+p^+n BJT operated in the active mode. (b) Explain the base width modulation effect (Early effect) of the BJT.
- (6%) For the circuit shown in Fig.1, determine the voltages at all nodes (V_B , V_C , and V_E) and the currents in all branches (I_B , I_C , and I_E). Assume $\beta = 100$, and $V_{BE} = 0.7$ V.




Fig.1

- (4%) With the knowledge that $\mu_p = 0.4 \mu_n$, what must be the relative width of n-channel and

p-channel devices if they are to have equal drain currents when operated in the saturation mode with overdrive voltages of the same magnitude?

5. (6%) Consider an NMOS with $k_n' = 100 \mu\text{A}/\text{V}^2$, $V_t = 0.8 \text{ V}$, and $W/L = 10$. Find the drain currents in the following cases.
- $V_{GS} = 2 \text{ V}$ and $V_{DS} = 4 \text{ V}$.
 - $V_{GS} = 4 \text{ V}$ and $V_{DS} = 2 \text{ V}$.
6. (20%) Fig.2 shows a CS amplifier. Answer the following questions.
- If the transistor has $V_t = 1 \text{ V}$, and $k_n'(W/L) = 2 \text{ mA}/\text{V}^2$, find V_{GS} , I_D , and V_D .
 - Find g_m and r_o if $V_A = 100 \text{ V}$.
 - Draw a complete small-signal equivalent circuit.
 - Find R_{in} and v_o/v_{sig} .




Fig.2

招生學年度	101	招生類別	碩士班
系所班別	電機工程學系 電子工程碩士班、光電工程學系碩士班(乙組)		
科目	電子學		
注意事項	本考科可使用掌上型計算機		

7. (15%) Consider a pseudo-NMOS inverter in Fig.3 fabricated in a $0.25\mu\text{m}$ CMOS technology for which $\mu_n C_{ox} = 115\mu\text{A}/\text{V}^2$, $\mu_p C_{ox} = 30\mu\text{A}/\text{V}^2$, $V_{in} = -V_{tp} = 0.5\text{V}$, and $V_{DD} = 2.5\text{V}$. Let the W/L ratio of Q_N be $(0.375\mu\text{m}/0.25\mu\text{m})$ and $r = 9$. Assuming a total capacitance at the inverter output of 7fF , please find:

- (a) NM_H and NM_L
- (b) t_{PLH} and t_{PHL}





Fig.3

Fig.4

8. (10%) The Wein-Bridge oscillator is shown in Fig.4. $R=R_1=10\text{k}\Omega$ and $C=10\text{nF}$. Please determine the oscillation frequency and R_2 for oscillation.
9. (10%) Design a pseudo-NMOS logic gate circuit which performs the function of $Y = \overline{A + B + C}$.
10. (15%) Consider a source follower in Fig.5, NMOS transistor is designed with $g_m=1\text{mA/V}$ and $r_o=150\text{k}\Omega$. C_{c1} and C_{c2} are coupling capacitors. Let $R_{sig}=1\text{M}\Omega$, $R_G=4.7\text{M}\Omega$ and $R_L=15\text{k}\Omega$.
- (a) Find R_{in} , R_o , and $A_v=v_o/v_i$.
- (b) Find the overall small-signal gain $G_v=v_o/v_{sig}$.




Fig.5