

國立中正大學 101 學年度碩士班招生考試試題

系所別：電機工程學系- 信號與媒體通訊組
 通訊工程學系- 網路通訊乙組

計算機工程組、晶片系統組 科目：計算機組織

第 1 節

第 1 頁，共 3 頁

- 1 (12%) Fig.1 is the flow chart and Fig.2 is the architectures of binary multiplier.
 1.1 (4%) Give the values of Q. (binary code)
 1.2 (8%) Give the second and fifth partial products of CAQ after shift right in Table 1. (binary code)

Table 1

Multiplicand B = 10110

	(Carry) C	(5 bits) A	(5 bits) Q	P
Multiplier in Q	0	00000		
Q ₀ = 1; add B				
First partial product				
Shift right CAQ				
Q ₀ = 1; add B				
Second partial product				
Shift right CAQ				
Q ₀ = 0; shift right CAQ				
Q ₀ = 0; shift right CAQ				
Q ₀ = 1; add B				
Fifth partial product				
Shift right CAQ				





Fig.1



Product
Fig 2

國立中正大學 101 學年度碩士班招生考試試題

系所別：電機工程學系- 信號與媒體通訊組
 計算機工程組、晶片系統組 科目：計算機組織
 通訊工程學系- 網路通訊乙組

第 1 節

第 2 頁，共 3 頁

2. (10%) Derive the correct floating-point representation for the decimal numbers -13.25 using the 32-bit IEEE 754 floating-point standard and give the largest positive number.
3. (9%) Explain the following terms:
 - 3.1 Addressing modes
 - 3.2 DMA (Direct Memory Access)
 - 3.3 Write back vs. Write through
4. (9%) A memory data register DR can transfer 32-bit words to M in a single clock cycle. The data items to be stored can be 4, 8, 16, or 32 bits long, and short items are always sign-extended to 32 bits for transmission to M. A 2-bit flag S in the CPU is set to 00, 01, 10, or 11 to indicate a data size of 4, 8, 16, or 32 bits, respectively. Design an efficient logic circuit at the register level to implement the sign extension.
5. (10%) Calculate $X \times Y$ ($X=101011$, $Y=100011$)
 - 5.1 By Robertson multiplication algorithm :
$$x = -2^{n-1} x_{n-1} + \sum_{i=0}^{n-2} 2^i x_i$$
 - 5.2 By Booth's multiplication algorithm.
6. (15%) Compare CISC and RISC processors in terms of instruction formats, clock cycle time, clock cycles per instruction, performance, and power consumption. Please explicitly state the reasons of each comparison.
7. (25%) Assume that there is no multiplication in the MIPS instruction set. Please implement the function "unsigned int sum(unsigned int n)" which returns the value of " $1 + 2 + \dots + n$ ".
 - 7.1 Write the C code with a while loop. (5%)
 - 7.2 Write the corresponding MIPS code in 7.1. (7%)
 - 7.3 Write the C code with recursive procedural calls. (5%)
 - 7.4 Write the corresponding MIPS code in 7.3. (8%)
8. (10%) Assume an instruction cache miss rate of 2% and a data cache miss rate of 4%. If a machine has a CPI of 2 without any memory stalls and the miss penalty is 40 cycles for all misses, determine how much faster a machine would run with a perfect cache that never missed. Assume 36% of instructions are loads/stores. (Assume that n is mapped to the argument register \$a0.)

國立中正大學 101 學年度碩士班招生考試試題

系所別：電機工程學系 - 信號與媒體通訊組
 計算機工程組、晶片系統組 科目：計算機組織
 通訊工程學系 - 網路通訊乙組

第 1 節

第 3 頁，共 3 頁

MIPS Instruction Set Quick Reference

JUMPS AND BRANCHES (NOTE: ONE DELAY SLOT)		
<u>B</u>	OFF18	PC += OFF18 [±]
<u>BAL</u>	OFF18	RA = PC + 8, PC += OFF18 [±]
<u>BEQ</u>	Rs, Rt, OFF18	IF Rs = Rt, PC += OFF18 [±]
<u>BEQZ</u>	Rs, OFF18	IF Rs = 0, PC += OFF18 [±]
<u>BGEZ</u>	Rs, OFF18	IF Rs ≥ 0, PC += OFF18 [±]
<u>BGEZAL</u>	Rs, OFF18	RA = PC + 8; IF Rs ≥ 0, PC += OFF18 [±]
<u>BGTZ</u>	Rs, OFF18	IF Rs > 0, PC += OFF18 [±]
<u>BLEZ</u>	Rs, OFF18	IF Rs ≤ 0, PC += OFF18 [±]
<u>BLTZ</u>	Rs, OFF18	IF Rs < 0, PC += OFF18 [±]
<u>BLTZAL</u>	Rs, OFF18	RA = PC + 8; IF Rs < 0, PC += OFF18 [±]
<u>BNE</u>	Rs, Rt, OFF18	IF Rs ≠ Rt, PC += OFF18 [±]
<u>BNEZ</u>	Rs, OFF18	IF Rs ≠ 0, PC += OFF18 [±]
<u>J</u>	ADDR28	PC = PC _{31:28} :: ADDR28 [⊕]
<u>JAL</u>	ADDR28	RA = PC + 8; PC = PC _{31:28} :: ADDR28 [⊕]
<u>JALR</u>	Rd, Rs	Rd = PC + 8; PC = Rs
<u>JR</u>	Rs	PC = Rs

CONDITION TESTING AND CONDITIONAL MOVE OPERATIONS		
<u>MOVN</u>	Rd, Rs, Rt	IF Rt ≠ 0, Rd = Rs
<u>MOVZ</u>	Rd, Rs, Rt	IF Rt = 0, Rd = Rs
<u>SLT</u>	Rd, Rs, Rt	Rd = (Rs [±] < Rt [±]) ? 1 : 0
<u>SLTI</u>	Rd, Rs, CONST16	Rd = (Rs [±] < CONST16 [±]) ? 1 : 0
<u>SLTIU</u>	Rd, Rs, CONST16	Rd = (Rs [⊕] < CONST16 [⊕]) ? 1 : 0
<u>SLTU</u>	Rd, Rs, Rt	Rd = (Rs [⊕] < Rt [⊕]) ? 1 : 0

DEFAULT C CALLING CONVENTION (O32)	
Stack Management	
<ul style="list-style-type: none"> The stack grows down. <ul style="list-style-type: none"> Subtract from \$sp to allocate local storage space. Restore \$sp by adding the same amount at function exit. The stack must be 8-byte aligned. <ul style="list-style-type: none"> Modify \$sp only in multiples of eight. 	
Function Parameters	
<ul style="list-style-type: none"> Every parameter smaller than 32 bits is promoted to 32 bits. First four parameters are passed in registers \$a0-\$a3. <ul style="list-style-type: none"> 64-bit parameters are passed in register pairs: <ul style="list-style-type: none"> Little-endian mode: \$a1:\$a0 or \$a3:\$a2. Big-endian mode: \$a0:\$a1 or \$a2:\$a3. Every subsequent parameter is passed through the stack. <ul style="list-style-type: none"> First 16 bytes on the stack are not used. Assuming \$sp was not modified at function entry: <ul style="list-style-type: none"> The 1st stack parameter is located at 16(\$sp). The 2nd stack parameter is located at 20(\$sp), etc. 64-bit parameters are 8-byte aligned. 	
Return Values	
<ul style="list-style-type: none"> 32-bit and smaller values are returned in register \$v0. 64-bit values are returned in registers \$v0 and \$v1: <ul style="list-style-type: none"> Little-endian mode: \$v1:\$v0. Big-endian mode: \$v0:\$v1. 	

REGISTERS		
0	zero	Always equal to zero
1	at	Assembler temporary; used by the assembler
2-3	v0-v1	Return value from a function call
4-7	a0-a3	First four parameters for a function call
8-15	t0-t7	Temporary variables; need not be preserved
16-23	s0-s7	Function variables; must be preserved
24-25	t8-t9	Two more temporary variables
26-27	k0-k1	Kernel use registers; may change unexpectedly
28	gp	Global pointer
29	sp	Stack pointer
30	fp/s8	Stack frame pointer or subroutine variable
31	ra	Return address of the last subroutine call

ARITHMETIC OPERATIONS		
<u>ADD</u>	Rd, Rs, Rt	Rd = Rs + Rt (OVERFLOW TRAP)
<u>ADDI</u>	Rd, Rs, CONST16	Rd = Rs + CONST16 [±] (OVERFLOW TRAP)
<u>ADDIU</u>	Rd, Rs, CONST16	Rd = Rs + CONST16 [±]
<u>ADDU</u>	Rd, Rs, Rt	Rd = Rs + Rt
<u>CLO</u>	Rd, Rs	Rd = COUNTLEADINGONES(Rs)
<u>CLZ</u>	Rd, Rs	Rd = COUNTLEADINGZEROS(Rs)
<u>LA</u>	Rd, LABEL	Rd = ADDRESS(LABEL)
<u>LI</u>	Rd, IMM32	Rd = IMM32
<u>LUI</u>	Rd, CONST16	Rd = CONST16 << 16
<u>MOVE</u>	Rd, Rs	Rd = Rs
<u>NEGU</u>	Rd, Rs	Rd = -Rs
<u>SEB^{R2}</u>	Rd, Rs	Rd = Rs _{7:0} [±]
<u>SEH^{R2}</u>	Rd, Rs	Rd = Rs _{15:0} [±]
<u>SUB</u>	Rd, Rs, Rt	Rd = Rs - Rt (OVERFLOW TRAP)
<u>SUBU</u>	Rd, Rs, Rt	Rd = Rs - Rt

LOAD AND STORE OPERATIONS		
<u>LB</u>	Rd, OFF16(Rs)	Rd = MEM8(Rs + OFF16 [±]) [±]
<u>LBU</u>	Rd, OFF16(Rs)	Rd = MEM8(Rs + OFF16 [±]) [⊕]
<u>LH</u>	Rd, OFF16(Rs)	Rd = MEM16(Rs + OFF16 [±]) [±]
<u>LHU</u>	Rd, OFF16(Rs)	Rd = MEM16(Rs + OFF16 [±]) [⊕]
<u>LW</u>	Rd, OFF16(Rs)	Rd = MEM32(Rs + OFF16 [±])
<u>LWL</u>	Rd, OFF16(Rs)	Rd = LOADWORDLEFT(Rs + OFF16 [±])
<u>LWR</u>	Rd, OFF16(Rs)	Rd = LOADWORDRIGHT(Rs + OFF16 [±])
<u>SB</u>	Rs, OFF16(Rt)	MEM8(Rt + OFF16 [±]) = Rs _{7:0}
<u>SH</u>	Rs, OFF16(Rt)	MEM16(Rt + OFF16 [±]) = Rs _{15:0}
<u>SW</u>	Rs, OFF16(Rt)	MEM32(Rt + OFF16 [±]) = Rs
<u>SWL</u>	Rs, OFF16(Rt)	STOREWORDLEFT(Rt + OFF16 [±] , Rs)
<u>SWR</u>	Rs, OFF16(Rt)	STOREWORDRIGHT(Rt + OFF16 [±] , Rs)
<u>ULW</u>	Rd, OFF16(Rs)	Rd = UNALIGNED_MEM32(Rs + OFF16 [±])
<u>USW</u>	Rs, OFF16(Rt)	UNALIGNED_MEM32(Rt + OFF16 [±]) = Rs